Abstract-Low-loss microwave components are used in many superconducting resonant circuits from multiplexed readouts of low-temperature detector arrays to quantum bits. Two-level system defects in amorphous dielectric materials cause excess energy loss. In an effort to improve capacitor components, we have used optical lithography and micromachining techniques to develop superconducting parallel-plate capacitors in which lossy dielectrics are replaced by vacuum gaps. Resonance measurements at 50 mK on lumped LC circuits that incorporate these vacuum-gap capacitors (VGCs) reveal loss tangents at low powers as low as 4×10 -5 , significantly lower than with capacitors using amorphous dielectrics. VGCs are structurally robust, small, and easily scaled to capacitance values above 100 pF.
when fabricated on low-loss substrates such as crystalline sapphire (see for example Fig. 6 and [8] ). However, these interdigitated capacitors (IDCs) have large footprints and take up valuable chip space. In addition, the long distributed fingers of IDCs contribute a significant amount of stray inductance, producing non-ideal frequency-dependent capacitors. Motivated by the need for lossless cryogenic microwave components and by the previous work on bulk low-loss capacitors [9] , and considering the shortcomings of IDCs and dissipation in dielectric-filled capacitors, we set out to microfabricate a superconducting parallel-plate capacitor in which the dielectric material is replaced by vacuum. In such a vacuum-gap capacitor (VGC), the parallel-plate configuration with a sufficiently small gap can provide a more ideal capacitor behavior with a relatively small on-chip footprint, while completely confining electric fields to lossless media: superconducting electrodes and vacuum. Here we present the fabrication method and the loss characterization of VGCs.
II. FABRICATION PROCESS

A. VGC with Si-posts
By using standard optical lithography and bulk micromachining techniques [10] , [11] , we have developed a process to fabricate parallel-plate capacitors with a vacuum gap between the plates. The complete process is summarized in Fig. 1 . The final step, shown in Fig. 1(e) , is the most delicate part of processing. Here we remove a large fraction of the Si film, creating a parallel-plate capacitor with mostly empty space between the plates. A small amount of Si is left within the capacitor to form posts that support the suspended Al top plate electrode. To create this structure, a high-pressure SF 6 plasma etch is used to remove most of the sacrificial Si layer through an array of holes patterned in the top plate. The high pressure etch recipe (SF 6 gas flow: 100 sccm, pressure: 26.7 Pa (200 mTorr), power: 100 W, bias voltage: -20 V) provides a more isotropic removal of Si than typical lowerpressure recipes designed to produce a more directional vertical etch. Here the etching of Si extends laterally under the top Al plate, creating a circular undercut centered under each top-plate hole. As the etching progresses, the undercut circles grow until eventually they begin to intersect. The etching process is terminated when the remaining Si forms small post structures. Each post has a star-like cross-section (shown in Fig. 2 ) and is located under the center of each honeycomb formed by the holes in the top plate. Posts are thus arranged in a hexagonal lattice between the two plates of the capacitor.
Voltage applied across the VGC produces an electric field between the plates that is confined mostly within the vacuum gap with some residual field left within the Si posts. To ensure low loss, it is desirable to maximize the vacuum volume while minimizing the volume occupied by posts. However, the posts must be robust enough to provide sufficient structural support. Achieving the proper etch time is crucial but complicated in practice, due to undercut etch rates that: (1) are not constant (i.e., the etching slows with time as the Si being etched is farther and farther away from the holes in the top plate), (2) are not uniform across the wafer, due to size and shape variation of the holes in the top plate, and (3) change from wafer to wafer depending on the precise Si-film thickness and the condition of the etching chamber at the time of processing. The wafer is diced into individual device chips, and then all the chips are etched at the same time in a high-pressure SF6 plasma that removes most of the Si through the top-plate holes. The etch process is terminated before all Si is removed. The remaining Si forms an array of small support posts that prevent top electrode from collapsing. It is important that the wafer be diced before this last etch step. The cooling water sprayed over the wafer during dicing, or a wet process to remove a protective resist layer after dicing, would collapse the capacitor if the sacrificial layer had already been removed. If VGCs are to be integrated with other components on the chip, the fabrication of these components should be completed before the wafer is diced. The components then must withstand the sacrificial SF6 etch. Usually, this is not an overly restrictive fabrication requirement.
The total etch time to produce lateral undercut of ~8 m in a Si layer 200 nm thick can vary from 15 to 25 minutes. To avoid over-etching the posts we remove Si in several short etch steps, and rely on inspecting chips under an optical microscope after each step. Since the posts are hidden under the Al top plate, we must resort to destroying several device chips by removing the top plate to inspect the posts below. The top plate can be easily removed by gently pressing a piece of adhesive polyimide tape over the chip surface and then removing it. The tape peels off the suspended Al top plate, leaving the Si posts intact for inspection. Alternatively, we can wet-etch all the Al away leaving the Si posts, as seen in Fig.  2 (b)-(d). Another (destructive) way to reveal the posts is to force the soft Al film of the top plate to drape over the posts like a blanket over an array of rocks. This is accomplished by applying a drop of isopropyl alcohol over the chip. The surface tension of the drying alcohol pulls the two plates together, collapsing the top plate so that the posts appear as bumps and are readily visible under a microscope, as shown in Fig. 2(a) . By careful engineering we have achieved vacuumvolume to post-volume ratios as high as 0.99 with post widths w < 1 m, and with typical widths in the 1-3 m range.
We have explored geometries with different distances between posts and found that a 10 m nearest-neighbor distance between holes in the top plate, which produces a postto-post distance of 17.3 m, yields stable, robust VGCs. We have also produced VGCs with plate separations, d, of 200 nm and 500 nm. In order to maintain a large capacitance with a small footprint, most of the measurements reported in this paper were performed on capacitors with d = 200 nm. 
B. VGC with Si-posts in base holes
In an attempt to further remove the residual electric fields from the Si posts, we modified our original VGC design by eliminating the Al base plate under and in the vicinity of each post. This is accomplished by patterning holes in the base plate after the first step in the fabrication (Fig. 1(a) ), in places where the posts will form during the subsequent SF 6 plasma etch. Choosing a base-hole diameter, 2r, larger than the final post width, w, assures that the posts rest directly on the sapphire substrate (Fig 3(b) ). For a given applied voltage across the capacitor plates, the amplitude of the electric field within a small Si post (w<<2r) is minimized in the limit of r/d  ∞. In our fabricated VGCs with base holes, r/d ~ 10-30, so that the residual electric fields within the posts are expected to be comparatively small. A fabricated VGC with base holes is shown in Fig. 4 . 
C. VGC with Nb-posts in base holes
In the new VGC design with base holes, the posts provide only structural support, but do not electrically separate the two plates. To further eliminate lossy dielectrics, we replaced the Si posts with superconducting Nb posts. The fabrication requires only the substitution of Nb instead of Si in the step shown in Fig. 1(b) . The posts can still be created with a highpressure SF 6 plasma etch ( Fig. 1(e) ), although the undercut etch rates for Nb are much lower than those for Si.
III. LOSS MEASUREMENT CONFIGURATION
To evaluate the microwave loss characteristic of our VGCs, we incorporate them in simple lumped-element LC circuits and measure the quality factors of these resonators. As shown in Fig. 5 , a capacitance C (provided by two VGCs each with C/2 in a range 0.6-1.6 pF) is placed in parallel with a loop of Al wire of inductance L ≈ 360 pH. Two small planar IDCs, each with a capacitance C C (≈ 1.5, 3.8, or 7.6 fF <<C), provide coupling to the resonator via two transmission line ports with characteristic impedance Z 0 ≈ 50 . The chip is wire-bonded to a shielded circuit board that is cooled in vacuum to 50 mK using a dilution refrigerator. The resonator is driven by a voltage signal from a synthesized signal generator through the input port, and the transmitted power is measured at the output port with a spectrum analyzer after a circulator and a cryogenic (4 K) amplifier.
The circuit schematic of the resonator is shown in the inset of Fig. 5 . The loss in the resonator can be modeled by an effective resistive component R in parallel with the LC components. On resonance the impedance of the shunting LC circuit approaches ∞, and the frequency spectrum exhibits a peak in transmission with a Lorentzian line shape at
for C C <<C. R is related to the characteristic loss tangent tan through
where Q I is the internal quality factor of the resonator. Q I can be extracted from the relation
where Q C ≈ (C/C C )/(4f R Z 0 C C ) for C C <<C represents the loss from coupling to the external feed lines, and Q M is the measured quality factor obtained from Q M = f R /f FWHM where f FWHM is the full width at half maximum of the resonant peak. 
IV. RESULTS AND ANALYSIS
Transmitted power spectra are measured in the 4-8 GHz range on resonators with various capacitors, and tan is extracted as discussed in the previous section. Fig. 6 shows typical loss-tangent results as a function of the RMS voltage across the lumped LC-circuit obtained from resonators using VGCs with Si posts, with and without base holes, and a VGC with Nb-posts in base holes. For comparison, we include our loss data from three amorphous dielectric materials commonly used in parallel-plate capacitors. We also include data we obtained from a planar IDC on a sapphire substrate with a footprint roughly ten times larger than that of an equivalent VGC. Due to the absorption of energy by parasitic TLSs in the dielectric materials, which become saturated at high powers [5] , the observed loss tangents are large at low voltages and decrease with increasing voltage across the resonator. This effect is stronger for the capacitors filled with dielectric materials than for VGCs, confirming that the removal of dielectrics removes the dissipative TLS defects. At very low powers (in the single-photon limit, where phase qubits and other superconducting quantum devices operate), the VGC with Nb-posts achieves a loss tangent of ~4x10 -5 , within a factor of two of the IDC value. Given the many shortcomings of IDCs discussed earlier, VGCs should be the capacitors of choice for many low-loss, compact superconducting circuits. The residual loss in the best VGC may be associated with amorphous inner-surface native oxides on the superconducting Al plates [12] . We intend to test this in the future by probing how loss in VGC scales with d. For a larger d, a given voltage across the capacitor will produce a smaller electric field in the VGC. TLS defects in surface oxides are then expected to couple more weakly to the electric fields. Although the previous work clearly points to the TLS material defects as a source of loss [4] - [7] the details of the microscopic mechanisms are not yet fully understood.
We find that the capacitance C obtained through (1) from the measured f R scales linearly with the total plate overlap area A (with the area of the base holes excluded) of the VGCs. However, we find a systematic multiplicative factor between measured values C and the design values C g =  0 A/d (where  0 is the permittivity of free space and d is the expected plate separation). The ratio C/C g is summarized in Table 1 for different VGCs. The systematic factor from the VGC without base holes (C/C g = 2.2) is slightly larger than what we would expect when we account for the dielectric contribution from the Si posts. In the case of VGCs with base holes, this factor is much larger than anticipated. We believe that the source of this factor derives from sagging of the top plate with respect to the bottom plate, providing an effective separation d eff smaller than the thickness d of the sacrificial layer (i.e., post height). We can rule out electrostatic forces from stray floating charge on the plates as a possible cause of sagging, because the capacitor plates are shorted through the parallel inductor. The RMS voltage across the plates, which produces an attractive force when driving on resonance, cannot explain the magnitude of C/C g . We verified that we see no significant frequency shift when measuring f R for low and high powers. Our devices have survived multiple thermal cycling from room temperature to below 100 mK, demonstrating that VGCs are structurally robust and do not collapse under usual operating conditions. However, we observed that thermal cycling can increase C by up to 10%. Sagging is most likely an artifact of the stresses in films produced during fabrication in conjunction with mismatches in thermal contractions during cooldown. If we make a reasonable assumption that sagging is more pronounced midway between posts than near each post, then most of the capacitance is associated with the regions that are far from the posts, accentuating the difference between VGCs with and without base holes, as well as those with larger base holes. Our data are consistent with this idea, since we observe that C/C g increases as we go from VGCs without base holes (2r = 0) to those with base holes with 2r = 3.7 m, and further to base holes with 2r = 12 m. We can partially attribute the difference in C/C g between VGCs with superconducting Nb posts and those with Si posts (2r = 12 m) to the residual dielectric constant of the Si posts. We note, however, that stress in the suspended Al plate may depend on the sacrificial material used. This makes it difficult to provide a direct comparison of C/C g for devices using different post materials. Although the sagging effects produce different C/C g values in different VGC types, the small spread in C/C g from several identical devices (see Table 1) indicates that it is possible to design a capacitor with a predictable capacitance value if C/C g is known.
Preliminary measurements show that VGCs can be easily scaled up to produce capacitance as large as 100 pF. Obtaining such high values with large distributed structures laden with stray inductance such as IDCs is impractical on chip.
V. CONCLUSION
We have successfully fabricated capacitors with vacuum between parallel plates. By removing dielectrics, we eliminate undesirable TLS defects, thus providing components with very low loss tangents. VGCs can find a wide range of use in any low-temperature circuit requiring a small on-chip footprint and low losses. They are ideal for applications in multiplexed detector readouts and superconducting quantum bits.
